Application No.: 09/541,426 Docket No.: 8733.230.00-US

Amendment dated February 26, 2008

Response to Office Action dated November 28, 2007

REMARKS

At the outset, the Examiner is thanked for the thorough review and consideration of the pending application. The Office Action dated November 28, 2007 has been received and its contents carefully reviewed.

By this Amendment, Applicants have amended claims 1 and 20-22, and cancelled claims 8-18, 26, 29-56 and 58 without prejudice or disclaimer. Accordingly, claims 1, 3, 20-25, 27-28 and 57 are currently pending. Reexamination and reconsideration of the pending claims is respectfully requested.

In the Office Action, claims 1,3,8-18,20-22,24,26,29,31,35-46,48-50,52,54 and 57-58 are rejected under 35 U.S.C. § 103(a) as being unpatentable over US Patent No. 5,608,556, issued to Koma et al. (hereafter "Koma"), in view of US Patent No. 5,574,582, issued to Takeda et al. (hereafter "Takeda"), US Patent No. 5,798,056, issued to Nakamura et al. (hereafter "Nakamura") and Applicant's submitted prior art, Koma et al., figure 5, "No-Rub Multi-Domain TFT Using Surrounding-Electrode Method", SID, 1995, pages 869-872. Claims 27-28 and 55-56 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Koma, in view of Takeda, Nakamura, and Applicant's submitted prior art, Koma et al., figure 5, "No-Rub Multi-Domain TFT Using Surrounding-Electrode Method", SID, 1995, pages 869-872, further in view of US Patent No. 5,757,455, issued to Sugiyama et al. (hereafter "Sugiyama"). Claims 23 and 25 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Koma, in view of Takeda, Nakamura, and Applicant's submitted prior art, Koma et al., figure 5, "No-Rub Multi-Domain TFT Using Surrounding-Electrode Method", SID, 1995, pages 869-872, further in view of US Patent No. 6,141,074, issued to Bos et al. (hereafter "Bos"). Claims 51 and 53 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Koma, in view of Takeda, Nakamura and Applicant's submitted prior art, Koma et al., figure 5, "No-Rub Multi-Domain TFT Using Surrounding-Electrode Method", SID, 1995, pages 869-872, further in view of US Patent No. 5,936,692, issued to Van De Witte. (hereafter "Van De Witte")

These rejections are respectfully traversed and reconsideration is requested.

Claim 1 is allowable over the cited references in that claim 1 recites a combination of elements including, for example, "a liquid crystal layer between said first and second substrates,

Application No.: 09/541,426 Docket No.: 8733.230.00-US

Amendment dated February 26, 2008

Response to Office Action dated November 28, 2007

wherein the liquid crystal layer is aligned vertically with respect to top surfaces of the first and second substrates; a plurality of gate bus lines arranged in a first direction on said first substrate and a plurality of data bus lines arranged in a second direction on said first substrate to define a pixel region, wherein the pixel region is divided into at least two regions such that liquid crystal molecules of the liquid crystal layer have mutually different driving-properties in each region; an L-shaped thin film transistor at an intersection of one of said gate and data bus lines; a gate insulator directly beneath said plurality of data bus lines and in said pixel region, wherein the gate insulator includes a material selected from the group consisting of SiNx, SiOx, BCB, acrylic resin and polyimide based compounds; a passivation layer directly on said plurality of data bus lines and directly on portions of said gate insulator in said pixel region, wherein the passivation layer includes a material selected from the group consisting of SiNx, SiOx, BCB, acrylic resin and polyimide based compound; a pixel electrode on said passivation layer, wherein the pixel electrode includes ITO (indium tin oxide); a storage electrode connected to said pixel electrode via a contact hole and overlapped with said gate line so as to form a storage capacitor; an electric field inducing window in the pixel electrode of said pixel region to expose at least a portion of the passivation layer; and a photo-alignment layer having a pre-tilt angle in a range of about 1°~ about 5° on at least one of the first and second substrates, wherein the photo-alignment layer is divided into at least two regions so that liquid crystal molecules of the liquid crystal layer have mutually different alignment directions in each region, wherein the electric field inducing window divides the pixel region into a first region and a second region, and wherein said electric field inducing window is aligned with a portion of said passivation layer that is directly on said gate insulator, and wherein the alignment direction of the liquid crystal layer in the first region is aligned differently from the alignment direction of the liquid crystal layer in the second region, wherein at least one of the alignment directions as well as the pre-tilt angle are determined at the same time by the irradiation of the photo-alignment layer by a light, and wherein the photoalignment layer includes CelCN(cellulosecinnamate) based compounds and includes a photoalignment treatment." None of the cited references, singly or in combination, teaches or suggests at least these features of the claimed invention.

Accordingly, Applicants respectfully submit that claim 1 and claims 3, 20-25, 27-28 and 57, which depend therefrom are allowable over the cited references.

Application No.: 09/541,426 Docket No.: 8733.230.00-US

Amendment dated February 26, 2008

Response to Office Action dated November 28, 2007

Applicants believe the application is in condition for allowance and early, favorable action is respectfully solicited. If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at (202) 496-7500 to discuss the steps necessary for placing the application in condition for allowance. All correspondence should continue to be sent to the below-listed address.

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time, or any other fees required to complete the filing of this response, may be charged to Deposit Account No. 50-0911. Please credit any overpayment to deposit Account No. 50-0911.

Dated: February 26, 2008

Respectfully submitted,

Valerie P. Hayes

Registration No.: 53,005

McKENNA LONG & ALDRIDGE LLP

1900 K Street, N.W. Washington, DC 20006

(202) 496-7500

Attorneys for Applicant